Faculty and Student Publications
Document Type
Article
Publication Date
10-25-2022
Abstract
In this paper, we have proposed the design of an analog two-dimensional (2D) discrete-time chaotic oscillator. 2D chaotic systems are studied because of their more complex chaotic behavior compared to one-dimensional (1D) chaotic systems. The already published works on 2D chaotic systems are mainly focused either on the complex analytical combinations of familiar 1D chaotic maps such as Sine map, Logistic map, Tent map, and so on, or off-the-shelf component-based analog circuits. Due to complex hardware requirements, neither of them is feasible for hardware-efficient integrated circuit (IC) implementations. To the best of our knowledge, this proposed work is the first-ever report of an analog 2D discrete-time chaotic oscillator design that is suitable for hardware-constrained IC implementations. The chaotic performance of the proposed design is analyzed with bifurcation plots, the transient response, 2D Lyapunov exponent, and correlation coefficient measurements. It is demonstrated that the proposed design exhibits promising chaotic behavior with low hardware cost. The real-world application of the proposed 2D chaotic oscillator is presented in a random number generator (RNG) design. The applicability of the RNG in cryptography is verified by passing the generated random sequence through four standard statistical tests namely, NIST, FIPS, TestU01, and Diehard.
Relational Format
article
Recommended Citation
P. S. Paul, P. Hardy, M. Sadia and M. S. Hasan, "A 2D Chaotic Oscillator for Analog IC," in IEEE Open Journal of Circuits and Systems, vol. 3, pp. 263-273, 2022, doi: 10.1109/OJCAS.2022.3216780.
DOI
doi: 10.1109/OJCAS.2022.3216780
Accessibility Status
Searchable text
Comments
The Article Processing Charge (APC) for this article was partially funded by the UM Libraries Open Access Fund.